<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>01203nab a2200253 i 4500</leader>
  <controlfield tag="001">BPP</controlfield>
  <controlfield tag="003">BPK</controlfield>
  <controlfield tag="005">20191005093907.0</controlfield>
  <controlfield tag="008">151208s2001    pl  |  |     |100 ||eng</controlfield>
  <datafield tag="040" ind1=" " ind2=" ">
    <subfield code="c">BPK</subfield>
  </datafield>
  <datafield tag="041" ind1=" " ind2=" ">
    <subfield code="a">eng</subfield>
  </datafield>
  <datafield tag="044" ind1=" " ind2=" ">
    <subfield code="a">POL</subfield>
  </datafield>
  <datafield tag="080" ind1=" " ind2=" ">
    <subfield code="a">621.3.037.37</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="a">Maslennikow, Oleg</subfield>
    <subfield code="d">1996 - 2010.</subfield>
    <subfield code="b">Politechnika Koszali&#x144;ska - Wydzia&#x142; Elektroniki,</subfield>
    <subfield code="c">Katedra In&#x17C;ynierii Komputerowej</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2=" ">
    <subfield code="a">Designing prototype of the XILINX FPGAs function generator with the current-mode gates /</subfield>
    <subfield code="c">Oleg Maslennikow.</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="c">2001.</subfield>
  </datafield>
  <datafield tag="500" ind1=" " ind2=" ">
    <subfield code="a">Dane z Informatora o publikowanych wynikach prac naukowo-badawczych w 2001 roku Wydzia&#x142;u Elektroniki.</subfield>
  </datafield>
  <datafield tag="520" ind1=" " ind2=" ">
    <subfield code="a">The paper deals with the problem of designing main FPGA-cell blocks with the current-mode gates - novel digital gates operating with constant, continuous power supply current.</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
    <subfield code="a">Uk&#x142;ady logiczne programowalne FPGA.</subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2="0">
    <subfield code="a">Materia&#x142;y konferencyjne.</subfield>
  </datafield>
  <datafield tag="711" ind1=" " ind2=" ">
    <subfield code="a">International Conference on Signals and Electronic Systems ICSES'2001</subfield>
    <subfield code="d">(2001 ;</subfield>
    <subfield code="c">&#x141;&#xF3;d&#x17A;, Polska).</subfield>
    <subfield code="p">ICSES'2002</subfield>
  </datafield>
  <datafield tag="773" ind1=" " ind2=" ">
    <subfield code="i">W : </subfield>
    <subfield code="t">Proc. Int. Conf. ICSES&#x2019;2001. -</subfield>
    <subfield code="d">&#x141;&#xF3;d&#x17A;, Poland, 2001, -</subfield>
    <subfield code="g">s. 333-338</subfield>
  </datafield>
  <datafield tag="942" ind1=" " ind2=" ">
    <subfield code="c">ART</subfield>
    <subfield code="2">UKD</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">171</subfield>
    <subfield code="d">171</subfield>
  </datafield>
</record>
