<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>01526nab a2200217 i 4500</leader>
  <controlfield tag="001">BPP</controlfield>
  <controlfield tag="003">BPK</controlfield>
  <controlfield tag="005">20180430095534.0</controlfield>
  <controlfield tag="008">151203s2001    pl  n  f     |000  0eng</controlfield>
  <datafield tag="040" ind1=" " ind2=" ">
    <subfield code="c">BPK</subfield>
  </datafield>
  <datafield tag="041" ind1=" " ind2=" ">
    <subfield code="a">eng</subfield>
  </datafield>
  <datafield tag="044" ind1=" " ind2=" ">
    <subfield code="a">POL</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="a">WAWRYN, Krzysztof.</subfield>
    <subfield code="d">1996 - .</subfield>
    <subfield code="b">Politechnika Koszali&#x144;ska - Wydzia&#x142; Elektroniki,</subfield>
    <subfield code="c">Katedra System&#xF3;w Cyfrowego Przetwarzania Sygna&#x142;&#xF3;w</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2=" ">
    <subfield code="a">Current mode circuit for programmable WTA neural network /</subfield>
    <subfield code="c">Krzysztof Wawryn, Bogdan Strzeszewski.</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="c">2001.</subfield>
  </datafield>
  <datafield tag="500" ind1=" " ind2=" ">
    <subfield code="a">sprawozdanie jednostki (Informator o publikowanych wynikach prac naukowo-badawczych w 2001 roku Wydzia&#x142;u Elektroniki).</subfield>
  </datafield>
  <datafield tag="520" ind1=" " ind2=" ">
    <subfield code="a">In this article prototype AB class programmable synaptic connection and WTA circuits that set foundations for low power VLSI neural networks and other applications are proposed. The analysis of the circuits is given. A qualitative comparison of current consumption is made between standard A class and proposed AB class circuits. Layouts of the AB class transconductance programmable synaptic connection and 2-WTA circuits have been designed and then the prototype CMOS circuits have been manufactured and measured. Measured characteristics have been compared to simulated ones.</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a">STRZESZEWSKI, Bogdan.</subfield>
    <subfield code="d">1996 - .</subfield>
    <subfield code="b">Politechnika Koszali&#x144;ska - Wydzia&#x142; Elektroniki,</subfield>
    <subfield code="c">Katedra System&#xF3;w Cyfrowego Przetwarzania Sygna&#x142;&#xF3;w</subfield>
  </datafield>
  <datafield tag="773" ind1=" " ind2=" ">
    <subfield code="i">W :</subfield>
    <subfield code="t">Analog Integrated Circuits and Signal Processing. -</subfield>
    <subfield code="g">2001, nr 27, s. 49-69</subfield>
  </datafield>
  <datafield tag="942" ind1=" " ind2=" ">
    <subfield code="c">ART</subfield>
    <subfield code="2">UKD</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">202</subfield>
    <subfield code="d">202</subfield>
  </datafield>
</record>
