<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>01811naa a2200313 i 4500</leader>
  <controlfield tag="001">BPP</controlfield>
  <controlfield tag="003">BPK</controlfield>
  <controlfield tag="005">20191005094030.0</controlfield>
  <controlfield tag="008">151204s2000    pl     f     |100 0 eng</controlfield>
  <datafield tag="040" ind1=" " ind2=" ">
    <subfield code="c">BPK</subfield>
  </datafield>
  <datafield tag="041" ind1=" " ind2=" ">
    <subfield code="a">eng</subfield>
  </datafield>
  <datafield tag="044" ind1=" " ind2=" ">
    <subfield code="a">POL</subfield>
  </datafield>
  <datafield tag="080" ind1=" " ind2=" ">
    <subfield code="a">004.31</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="a">Maslennikow, Oleg</subfield>
    <subfield code="d">1996 - 2010.</subfield>
    <subfield code="b">Politechnika Koszali&#x144;ska - Wydzia&#x142; Elektroniki,</subfield>
    <subfield code="c">Katedra In&#x17C;ynierii Komputerowej</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2=" ">
    <subfield code="a">Program environment for designing of application specific FPGA-based parallel architectures /</subfield>
    <subfield code="c">Oleg Maslennikow, Andrzej W&#x105;sik, Jerzy Kaniewski, Natalia Maslennikowa.</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="c">2000.</subfield>
  </datafield>
  <datafield tag="500" ind1=" " ind2=" ">
    <subfield code="a">Dane z Informatora o publikowanych wynikach prac naukowo-badawczych w 2000 roku Wydzia&#x142;u Elektroniki.</subfield>
  </datafield>
  <datafield tag="520" ind1=" " ind2=" ">
    <subfield code="a">The paper includes the main steps of the proposed by authors method [8,9] of regular algorithms mapping, as well as the brief description of the proposed programs. Verification of the environment on the several linear algebra and signal processing algorithms proves its efficiency.</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
    <subfield code="a">Algorytmy.</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
    <subfield code="a">Uk&#x142;ady cyfrowe.</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
    <subfield code="a">Uk&#x142;ady logiczne programowalne FPGA.</subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2="0">
    <subfield code="a">Materia&#x142;y konferencyjne.</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a">W&#x104;SIK, Andrzej.</subfield>
    <subfield code="d">1998 - 2001.</subfield>
    <subfield code="b">Politechnika Koszali&#x144;ska - Wydzia&#x142; Elektroniki,</subfield>
    <subfield code="c">Katedra In&#x17C;ynierii Komputerowej</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a">KANYEVSKYY, Yuriy.</subfield>
    <subfield code="d">1996 - 2001.</subfield>
    <subfield code="b">Politechnika Koszali&#x144;ska - Wydzia&#x142; Elektroniki,</subfield>
    <subfield code="c">Katedra In&#x17C;ynierii Komputerowej</subfield>
  </datafield>
  <datafield tag="773" ind1=" " ind2=" ">
    <subfield code="i">W :</subfield>
    <subfield code="t">Proc. of the 7th International Conference MIXDES 2000. -</subfield>
    <subfield code="d">Gdynia, 2000. -</subfield>
    <subfield code="g">s. 191-196</subfield>
  </datafield>
  <datafield tag="711" ind1=" " ind2=" ">
    <subfield code="a">MIXDES'2000</subfield>
    <subfield code="n">(7 ;</subfield>
    <subfield code="d">2000 ;</subfield>
    <subfield code="c">Gdynia, Polska).</subfield>
    <subfield code="p">MIXDES 2000</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a">Maslennikowa, Natalia</subfield>
    <subfield code="d">1999 - .</subfield>
    <subfield code="b">Politechnika Koszali&#x144;ska - Wydzia&#x142; Elektroniki,</subfield>
    <subfield code="c">Katedra In&#x17C;ynierii Komputerowej</subfield>
  </datafield>
  <datafield tag="942" ind1=" " ind2=" ">
    <subfield code="c">ART</subfield>
    <subfield code="2">UKD</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">330</subfield>
    <subfield code="d">330</subfield>
  </datafield>
</record>
