<?xml version="1.0" encoding="UTF-8"?>
<mods xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" version="3.1" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-1.xsd">
  <titleInfo>
    <title>A formal language description and inference strategy for analog circuit design</title>
  </titleInfo>
  <name type="personal">
    <namePart>WAWRYN, Krzysztof.</namePart>
    <namePart type="termsOfAddress">Politechnika Koszalińska - Wydział Elektroniki, Katedra Systemów Cyfrowego Przetwarzania Sygnałów</namePart>
    <namePart type="date">1996 -</namePart>
    <role>
      <roleTerm authority="marcrelator" type="text">creator</roleTerm>
    </role>
  </name>
  <typeOfResource>text</typeOfResource>
  <originInfo>
    <dateIssued>1996</dateIssued>
    <issuance>continuing</issuance>
  </originInfo>
  <language>
    <languageTerm authority="iso639-2b" type="code">eng</languageTerm>
  </language>
  <abstract>This article deals with a new intelligent analog circuit design system. Unlike previous design methods, this approach introduces a formal circuit representation for both the numerical and heuristic knowledge of the design system. The predicate logic circuit representation is proposed as a new formal analog circuit description language. The language’s syntax and semantics provide a precise symbolic description of analog circuit functionality at higher levels of hierarchy and network component connectivities, together with CMOS transistor sizes as the lowest level of hierarchy. It is shown how sentence conversion rules of language grammar can be used to derive transistor level circuits from input performance specifications. Language sentences have the form of clauses. In addition to clause representation, a frame representation to reflect VLSI design hierarchy is also introduced. An original bidirectional inference mechanism with elements of hypothesis has been introduced to infer designs from the knowledge in clause and frame representations. The unique feature of this circuit knowledge representation is its ability to automate the analog CMOS circuit design process. The design methodology is described in detail. The proposed iterative closed loop design system adopts an expert system approach to provide topological synthesis, uses a SPICE circuit simulator to evaluate the circuit performance, and uses a new diagnostic expert system to provide advice on how to improve the design. The implementation of the methodology and associated experimental results for simple CMOS operational amplifier designs are also presented.</abstract>
  <note type="statement of responsibility">Krzysztof Wawryn.</note>
  <subject authority="lcsh">
    <topic>Elektronika</topic>
  </subject>
  <subject authority="lcsh">
    <topic>Electronics</topic>
  </subject>
  <subject authority="lcsh">
    <topic>Computer science – field of technical sciences</topic>
  </subject>
  <subject authority="lcsh">
    <topic>Original article</topic>
  </subject>
  <subject authority="lcsh">
    <topic>Oryginalny artykuł naukowy</topic>
  </subject>
  <subject authority="lcsh">
    <topic>Informatyka – dziedzina nauk technicznych</topic>
  </subject>
  <relatedItem type="host" displayLabel="W:">
    <titleInfo>
      <title>Circuits Systems and Signal Processing. -</title>
    </titleInfo>
    <originInfo>
      <publisher>Birkhauser Boston Inc. -</publisher>
    </originInfo>
    <identifier type="issn">0278-081X</identifier>
    <part>
      <text>1996, Vol. 15, no. 6, s. 771-805.</text>
    </part>
  </relatedItem>
  <recordInfo>
    <recordContentSource authority="marcorg">PBN-ID</recordContentSource>
    <recordCreationDate encoding="marc">160308</recordCreationDate>
    <recordChangeDate encoding="iso8601">20170303120732.0</recordChangeDate>
  </recordInfo>
</mods>
